| VƮ(Value Chart) 췮ִ 繫м 'VƮ' 繫 췮 Ұϴ ڳԴϴ. VƮ ڿ ü 繫м 繫ǥ Ʈ м ֵ Դϴ.
Ŀ ݵü ַ ü. ۷ι ݵü ȸ ǰ 鿩 Ǹϴ 븮 ϰ ִ. ٸ, Ŀ ܼ ǰ Ĵ ȸ ҿ ġ ʰ ǰ ܰ迡 ַ Ѵ. Ŀ Ʈʻ XILINX(ϸ) Intersil(ͽ) ̴.ݵü еȴ. ݵü ݵü ó ̴. ݵü ߿ PLD Analog IC ý ݵü Ŀ ַ ǰ̴.
IoT 4 鼭 ݵü ߿伺 ΰǰ ִ. ŭ Ŀ Ŀ ִ.
2017 +29%, ݵü
Ŀ ֱ Ư¡ 2017 . 2017 874( 繫ǥ ) 2016 677 29% þ. Ⱓ ǰ 30% ü ߴ.
Ŀ Ʈʻ ϸ ´. Ŀ 90% ϸ ǰ Ǹſ Ѵ. ֱ 4 ָ 鼭 ϸ FPGA 䰡 ߴ. ϸ FPGA ϴ ۷ι ǥ ̴. ݵü 忡 50% Ѵ . ȭ̿ ˸ٹ ۷ι Ŭ ϸ FPGA äõǸ ߴ.
FPGA ݵü . Ϲ ݵü ѹ α ϷǸ ȸ Ұϴ. FPGA ڰ 뵵 ° ȸθ ִ. , ص ϴ. ǰ Ⱓ ª IT 忡 FPGA 䰡 ð ƴ. FPGA ݵü 뷮 Ǵ D CPU ֹ ݵü ڿ Ǵ Ư ִ.
FPGA ٸ Ѱ迡 μ ɿ ִ. ̷ 鼭 ڷḦ Ȯϰ óϴ ӵ ߿. FPGA CPU ó ϴ. FPGA CPU Բ ǻÿ Ǹ ȿ ó ְ ȴ. ǻ μ ѹ óϱ ȵ ǻͰ ǥ ʴ.
Կ ϴ ݵü 嵵 Ŀ ƴ. ݵü ⱸ 2017 ü ݵü 4122 . ݵü 2882 ü ݵü 69.9% Ѵ. ۷ι ݵü 忡 3% ϴ. ITǰ äǴ κ ݵü ǰ Կ ۿ .
ͷ ROE
2016 4.0% ROE 2017 19.3% Ѵ. ͷ ū Ǹ鼭 ROE ̲. ͷ ǹѴ. 2016 ҷ 2.4% ϶ߴ ͷ 2017 п 10.4% ö.
ڻȸ 繫 ȭ . ڻ Ը ǹϴ ڻȸ 5Ⱓ 0.6迡 1.0 ̸ ϰ ִ. ݸ, 繫 2016 1.9迡 1.7 ϶ߴ. Ա ȯ ä پ ݸ ߱ ̴.
2017 Ա 3.2%, 繫 ''
繫´ ϴ. 2017 ä 80%, 205%. ڻ Ա 3.2%. Ա(27)κ ϴ ڴ 1 110 ϸ δ㽺 ƴϴ.
2017 ä κ ä ߴ. ä 379 330 ä. ä ǰ ް ڰ ʴ ä. 2018 2б ä 392 ߴ. ä ȸϼ 2017 138Ͽ 2018 2б 151Ϸ þ. ̴ Ŀ 150 ̳ ϰ ǹѴ.
ݼ ڻ굵 dzϴ. 2016 94̴ ݹݼڻ 2017 170, 2018 2б 199 þ. 2018 1б ݼ ڻ(ݹݼڻ + ܱǰ - Ա) 137 ̴. Ŀ ݵü ʴ´. ڻ Ϲ üʹ ٸ. ü ڻ ڻ ϴ 2018 2б 4.1% . Ը ڰ ʿ ʾ δ.
Ȯ, 2016 100 2017 120
Ŀ 2015 ظ 20 ø ִ. 2015 80̴ ִ 2016 100, 2017 120 þ. 2017 ð 2.9%. ص ϰ 20 ÷ ִ 140 ִ ͷ 2.7%(3 ).
3 Ŀ 2.1% 5180 ߴ. 3 2б ȯ ݿ ְ(PER) 7.1, ְڻ(PBR) 1.65 ڱںͷ(ROE) 23.0%.
ϸ Ʈ ä ַ ݵü ϸ鼭 Ŀ Ʈ ֿ ŷе ִ. Ʈ ҽĿ Ŀ ְ ִ κ̴.
( 0)